Here we show a new physical-based analytical model of a-IGZO TFTs. TFTs scaling from L=200 μm to L=15 μm and fabricated on plastic foil are accurately reproduced with a unique set of parameters. The model is used to design a zero-VGS inverter. It is a valuable tool for circuit design and technology characterization.
Introduction
Amorphous Indium-Gallium-Zinc-Oxide thin-film transistors (a-IGZO TFTs) are promising candidates for the next generation of flexible and large area electronics [1] [2] [3] . A-IGZO TFTs show high electron mobility (μ~10cm 2 /Vs), simple, low-cost and room-temperature fabrication processes, optical transparency, good uniformity, satisfactory device lifetime, and large-area integration even on flexible substrates [1] . The technology development and the design of displays and circuits urgently demand accurate physical-based analytical models. State-of-art physical-based [4] [5] [6] [7] and compact [8] models merely describe the channel transport and are only suitable for long channel a-IGZO TFTs. In high mobility and/or short channel a-IGZO TFTs the charge injection severely affects the transistor performance [9, 10] and it must be taken into account.
Here we show a new physical-based analytical model of the drain current in a-IGZO TFTs. The model takes into account both the charge transport in the channel and the charge injection at the source contact. It accurately reproduces, with a unique set of parameters, the measurements of highperformance a-IGZO TFTs with channel lengths scaling from L=200 μm to L=15 μm fabricated in our flexible technology. The physical-based analytical model combined with the good stability and uniformity of the fabrication process allow us to disentangle and quantify the channel and contact contributions. The model provides a comprehensive physical picture of the a-IGZO TFTs, and it is a valuable tool for the technology characterization. The model has been eventually implemented in a circuit simulator and it has been used to simulate analog and digital a-IGZO circuits. A thin-film moisture barrier is deposited on top of the PEN film and a Mo-Cr gate metal is sputtered and patterned using photolithography. A 200 nm thick SiNx gate dielectric is formed by a 180 °C PECVD process. The 12 nm thick IGZO layer is deposited using direct-current sputtering. IGZO film thickness and O 2 flow in the sputter chamber were optimized in order to achieve good TFT performance at low temperature. A 100 nm thick SiO 2 ESL layer is grown using PECVD at 200 °C on top of the patterned semiconductor and it is patterned by dry etching process. The metal lines thickness is 100 nm and they are patterned using standard photolithography techniques. After TFT fabrication a postanneal step under N 2 was performed in order to improve TFT stability and a 2 μm thick layer of a hard-baked photoresist was deposited as an interlayer on top of the semiconductor. 
a-IGZO TFTs fabrication

a-IGZO TFTs uniformity and st
The breakdown electric-field of the gate in than 6 MV/cm and the leakage current is A/cm 2 at V GS = 20 V. The measured gate cap area is 22 nF/cm 2 . Bias stress stability is ve stable operation of flexible displays and cir gate bias stress of +1 MV/cm (-1 MV/cm) is Fig. 3 shows that the maximum ON voltag lower than +0.3 V (-0.03 V), and the onacross the wafer is below 5% (216 a-IG measured).
a-IGZO TFTs analytical mod
In a-IGZO the spherical symmetry of the bon orbital of metal cations reflects in a red localized (trap) states. Therefore, in a-IGZO concentration, and hence the drain current, interplay of trapped and free charges. In a density of trapped charges enables to easily energy level above the conduction band edg the degenerate conduction is reached conductivity is described by the multiple trap transport theory combined with the band-perc The drift-diffusion drain current integral [1 for the charge transport in the a-IGZO reads [7] , N b is the total number of deloc the total number of localized (trap characteristic temperature of the lo noting that Eqs. (3) and (4) are degenerate and degenerate conduct Fermi energy levels up to 0.15 eV ab edge. Eq. (1), accounting for Eqs. ( with numerical methods, because th the sum of Lambert functions. T concentration n T = n b + n t can be app charge concentration n t when E F < neglected in Eq. (1), while in the c n T n b and F xt can be neglected in Eq position of the Fermi energy depend is dominated by the trapped cha operates in the subthreshold and w while I D is dominated by the free c operates in the strong accumulation These two limiting regimes as well them can be described by means of and the overall drain current can be where is the drain curren and is the drain with . Solving Eq. (5) and accounting flowing from the source to the transistor is in the off-state, the drain the channel length, V S and ltages, respectively, V ch is Fermi potential), ϕ is the surface potential at the n b is the free charge carrier is the band mobility rm [7] , F xt and F xb , are the g for the trapped and the ctric field depends on the ssed as (2) oncentration where V G and V fb are the gate and the flatband voltage, respectively, C i is the gate capacitance per unit area, ϕ sX , with is the surface potential at the source or drain contact, calculated as in [7] , and R OFF is the source drain leakage resistance when the transistor is in the off-state. In Fig. 4 and Fig. 5 the channel model [Eq. (6)] is validated on the transfer and output characteristics of long channel (L=200 μm) a-IGZO TFTs, respectively. In both cases the model shows negligible error in a wide range of biasing conditions. Fig. 6 (symbols) shows the L/W normalized output characteristics varying the a-IGZO TFTs channel length. The normalized current is lower for short channel devices and this can be explained by the limited charge injection at the source contact [9, 10] . The stability and uniformity of our a-IGZO TFTs together with the analytical channel model allowed us to accurately calculate the contact characteristics. The I D -V C of the shortest channel (L=15 μm) a-IGZO TFT is obtained by splitting the channel into a small contact region [14] , where there is a voltage drop V C , and the main channel, where the voltage drop is V DS -V C (Fig. 6,  inset) . Fig. 7 (symbols) shows the I D -V C for several gate voltages. We model the contact as a reverse biased Schottkygated diode as proposed for staggered organic TFTs [15, 16] . The contact model reads: (12) (13) where V 0 accounts for the Schottky barrier lowering effect, is the quality factor, and I 00 is the reverse current prefactor. V 00 = 1V and it is introduced to keep the dimensionality of the pre-factor I 00 , and γ is a fitting parameter. In Fig. 6 (full lines) the model (viz. channel and contact model), enables to describe the drain current of a-IGZO TFTs with L ranging from 15 μm to 200 μm. It is worth to note that the model describes a-IGZO TFTs with different channel lengths with the single set of parameters reported in Tab. 1. The model [Eqs. (6) , (12) ] has been implemented in a circuit simulator and used to design a unipolar zero-V GS inverter, that is the basic building block of any analogue and digital circuits. The comparison between the designed and m transfer characteristic is shown in Fig. 8 . A between the simulation and the measurem thanks to the model accuracy and the process
Conclusion
A physical-based analytical model of the d charge concentrations in a-IGZO TFTs i model is validated with the measurements fabricated on flexible plastic substrate. We IGZO TFTs scaling from L=200 μm to L accurately reproduced with a single set of the charge transport in the channel and the c the source contact must be taken into accoun The model is implemented in a circuit simu V GS unipolar inverter is designed. The agreem simulations and measurements show that th used for the design of flexible displays and ci 
